ITA | ENG
PORTALE DELLA DIDATTICA

Ricerca CERCA
  KEYWORD

Keyword: LOW POWER

esteroTESI ALL'ESTERO Adaptive deep learning workload for nanorobotic System-on-Chip  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA esteroTESI ALL'ESTERO Advanced 3D-ICE Thermal Modelling: Driving Innovation in High-Performance Computing Architecture Design  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA Deep Learning Compiler for Smart Sensors  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
esteroTESI ALL'ESTERO Deep Learning on Ultra-low-power Autonomous Flying Nano-drones  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Deep learning for Biometric Identification using PPG signals  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA Design of ultra low power bandgap voltage reference  CROVETTI PAOLO STEFANO  Automotive Division Group (STM) - Advance AMS and Power ICs (Polito)
Development and comparison of convolutional layers implementations for deep neural networks on microcontrollers.  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
esteroTESI ALL'ESTERO Dynamic frequency up-conversion technique for piezoelectric energy harvester  GRAZIANO MARIAGRAZIA  VLSILAB (VLSI theory, design and applications)
Esplorazione e mapping su architetture eterogenee ultra-parallele: Un'analisi delle prestazioni e l'esplorazione di un algoritmo di NAS per reti neurali profonde  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Exploration of uTVM and Extension to Ultra-low-power Multi-core Platforms Based on RISC-V  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA Extending the Open-source TVM Compiler to Deploy Deep Neural Networks on the GreenWaves' GAP9 Platform  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA esteroTESI ALL'ESTERO Green-Five: An open-source system-level power analysis method for energy efficient RISC-V ISA  RIENTE FABRIZIO  EC à IMT Atlantique/Lab-STICC, Brest, France.  VLSI THEORY, DESIGN AND APPLICATIONS (VLSILAB)
esteroTESI ALL'ESTERO Hardware-Software Co-design to Deploy Deep Neural Networks on Extreme-Edge Devices  JAHIER PAGLIARI DANIELE  MARTINA MAURIZIO  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
esteroTESI ALL'ESTERO Improvement of on-board object identification performance of autonomous nano-drones through the use of deep learning techniques and neural architecture search.  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Integrating convolutional neural networks accelerators in commercial MCUs  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
esteroTESI ALL'ESTERO Integrating design space exploration in modern compilation toolchains  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
esteroTESI ALL'ESTERO Integration of Deep-learning-powered Drone-to-drone Pose Estimation on Ultra-low-power Autonomous Flying Nano-drones  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA esteroTESI ALL'ESTERO Machine Learning-Assisted Run-Time Power and Thermal Estimation in High-Performance Computing Processors  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Memory access optimizations for executing deep neural networks on multi-core microcontrollers  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Optimization of Deep Neural Networks through Innovative Neural Architecture Search Algorithms  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Optimization of Transformer Deep Neural Networks on Multi-Core MCUs  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Ottimizzazione di un acceleratore hardware per reti neurali spiking per applicazioni low power in ambiente edge.  DI CARLO STEFANO  SAVINO ALESSANDRO  DAUIN - GR-24 - SMILIES - reSilient coMputer archItectures and LIfE Sci
azienda TESI AZIENDA esteroTESI ALL'ESTERO PPACT Evaluation of a Vector Functional Unit  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
azienda TESI AZIENDA esteroTESI ALL'ESTERO Pioneering ARM DSU big.LITTLE Cluster Optimization  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Resilient FPGA implementations of Deep Neural Networks  CASU MARIO ROBERTO  LAVAGNO LUCIANO  LAZARESCU MIHAI TEODOR  VLSILAB (VLSI theory, design and applications)
azienda TESI AZIENDA esteroTESI ALL'ESTERO Self-supervised Learning for Wearable-based Activity Recognition  JAHIER PAGLIARI DANIELE  DAUIN - GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA  ELECTRONIC DESIGN AUTOMATION - EDA  GR-06 - ELECTRONIC DESIGN AUTOMATION - EDA
Tiny Machine Learning for IoT systems  RIENTE FABRIZIO  TURVANI GIOVANNA  VLSILAB (VLSI theory, design and applications)


© Politecnico di Torino
Corso Duca degli Abruzzi, 24 - 10129 Torino, ITALY
Contatti